aboutsummaryrefslogtreecommitdiff
path: root/buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json
diff options
context:
space:
mode:
Diffstat (limited to 'buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json')
-rw-r--r--buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json66
1 files changed, 66 insertions, 0 deletions
diff --git a/buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json b/buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json
new file mode 100644
index 0000000..ff082fd
--- /dev/null
+++ b/buildroot/share/PlatformIO/boards/FYSETC_CHEETAH_V20.json
@@ -0,0 +1,66 @@
+{
+ "build": {
+ "core": "stm32",
+ "cpu": "cortex-m4",
+ "extra_flags": "-DSTM32F401xx",
+ "f_cpu": "84000000L",
+ "hwids": [
+ [
+ "0x1EAF",
+ "0x0003"
+ ],
+ [
+ "0x0483",
+ "0x3748"
+ ]
+ ],
+ "ldscript": "stm32f401rc.ld",
+ "mcu": "stm32f401rct6",
+ "variant": "FYSETC_CHEETAH_V20"
+ },
+ "debug": {
+ "jlink_device": "STM32F401RC",
+ "openocd_target": "stm32f4x",
+ "svd_path": "STM32F40x.svd",
+ "tools": {
+ "stlink": {
+ "server": {
+ "arguments": [
+ "-f",
+ "scripts/interface/stlink.cfg",
+ "-c",
+ "transport select hla_swd",
+ "-f",
+ "scripts/target/stm32f4x.cfg",
+ "-c",
+ "reset_config none"
+ ],
+ "executable": "bin/openocd",
+ "package": "tool-openocd"
+ }
+ }
+ }
+ },
+ "frameworks": [
+ "arduino",
+ "stm32cube"
+ ],
+ "name": "STM32F401RC (64k RAM. 256k Flash)",
+ "upload": {
+ "disable_flushing": false,
+ "maximum_ram_size": 65536,
+ "maximum_size": 262144,
+ "protocol": "stlink",
+ "protocols": [
+ "stlink",
+ "dfu",
+ "jlink"
+ ],
+ "offset_address": "0x800C000",
+ "require_upload_port": true,
+ "use_1200bps_touch": false,
+ "wait_for_upload_port": false
+ },
+ "url": "https://www.fysetc.com",
+ "vendor": "Generic"
+}